



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/870,280	05/30/2001	Mojdeh Shakeri	04899-050001	7303

959 7590 10/07/2004  
LAHIVE & COCKFIELD, LLP.  
28 STATE STREET  
BOSTON, MA 02109

EXAMINER.

STEVENS, THOMAS H

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 10/07/2004

7

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)	
	09/870,280	SHAKERI ET AL.	
	Examiner	Art Unit	
	Thomas H. Stevens	2123	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 30 May 2001.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-34 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-34 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 30 May 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

### DETAILED ACTION

1. Claims 1-34 were examined.

### *Claim Interpretation*

2. Office personnel are to give claims their "**broadest reasonable interpretation**" in light of the supporting disclosure. *In re Morris*, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 (Fed. Cir. 1997). Limitations appearing in the specification but not recited in the claim are not read into the claim. *In re Prater*, 415 F.2d 1393, 1404-05, 162 USPQ 541, 550-551 (CCPA 1969). See \*also *In re Zletz*, 893 F.2d 319, 321-22, 13 USPQ2d 1320, 1322 (Fed. Cir. 1989) ("During patent examination the pending claims must be interpreted as broadly as their terms reasonably allow") .... The reason is simply that during patent prosecution when claims can be amended, ambiguities should be recognized, scope and breadth of language explored, and clarification imposed .... An essential purpose of patent examination is to fashion claims that are precise, clear, correct, and unambiguous. Only in this way can uncertainties of claim scope be removed, as much as possible, during the administrative process. **The examiner didn't address claim 28's single board computer; however integral to the operation of a computer, the item or its merits are distant from uniqueness of the this application.**

***Claim Rejections - 35 USC § 103***

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-34 are rejected under 35 U.S.C. 103(a) as being unpatentable System View<sup>®</sup> (Elanix Incorporated (1994-1999)). System View teaches a dynamic analysis engineering/scientific design simulation in real-time; however this software program doesn't teach a hierarchy of functional blocks with Internet access. Paredis et al., ("Composable Models for Simulation-based Design" (2000)). Paredis et al., teaches the concept of combining both form (CAD models) and behavior (simulation models) of mechatronic system components into component objects (abstract) in a "tree structure" which Internet accessible.

At the time the invention, it would have been obvious to one of ordinary skill in the art to use Paredis et al., to modify Elanix's System View<sup>®</sup> since client access to work in progress is a advantageous towards future contracts if clients are "kept within the loop", via the Internet, of a significantly priced engineering design.

Claim 1. A modeling process comprising: providing a plurality of blocks, each of the blocks representing functional entities (Paredis: pg. 2 and 3, Simulation Integrated with CAD); generating a plurality of output signal values from the plurality of blocks (Elanix: pgs. 35-36, section 4.9); grouping the plurality of output signal values as an ordered set in a multiplexer as a first composite signal (Paredis: pg. 5, left column, lines 4-8); and outputting the first composite signal (Paredis: pg. 5, left/right columns, lines 20-25 and 1-13, respectively).

Claim 2. The process of claim 1 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein each of the blocks includes at least one output signal port (Elanix: pgs. 35-36, section 4.9).

Claim 3. The process of claim 1 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein a plurality of input signal values and the output signal values have at least one attribute (Elanix: pgs 17-18, section 3.3.7).

Claim 4. The process of claim 3 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9), wherein the attribute is a name (Elanix: pgs 17-18, section 3.3.7).

Claim 5. The process of claim 3, (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein the attribute is a data type (Paredis: pg. 7, right column, lines 11-16 and figure 5).

Claim 6. The process of claim 3 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein the attribute is numeric type (Paredis: pg. 8, right column, lines 11-26).

Claim 7. The process of claim 3, (Paredis: pg. 2 and 3, Simulation Integrated with CAD) wherein the attribute is a dimensionality (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4).

Claim 8. The process of claim 1 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein the ordered set is a linked list data structure (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4).

Claim 9. The process of claim 8 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein the linked list data structure is a tree data structure, the tree data structure including  $m + n$  nodes (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4; and pg. 6, left column, lines 13-36 with figure 3).

Claim 10. The process of claim 9 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9), (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4; and pg. 6, left column, lines 13-36 with figure 3) wherein  $m$  represents a number of independent signals and  $n$  represents a number of composite signals.

Claim 11. The process of claim 1 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) further comprising decomposing the first composite signal into the plurality of output signals in a demultiplexer.

Claim 12. The process of claim 1 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) further comprising viewing the ordered set contained in the first composite signal with a composite signal viewer (Elanix: pgs 272-273 with pg. 101, figure 7.5).

Claim 13. The process of claim 1 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; Elanix: pgs. 35-36, section 4.9) wherein at least one of the input signal values is a second composite signal (Elanix: pgs 272-273).

Claim 14. A block diagram modeling process comprising: providing a first block and a second block, the blocks representing functional entities (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example); generating a plurality of output signal values from the first and second block (Elanix: pgs 272-273); grouping the plurality of output signal values as an ordered set in a multiplexer as a first composite signal (Elanix: pgs 272-273); and processing the composite signal in a third block (Elanix: pgs 272-273).



Claim 15. The process of claim 14 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example) wherein the ordered set is a linked list data structure (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4).

Claim 16. The process of claim 14 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example) wherein an input signal is a second composite signal (Elanix: pg 209).

Claim 17. The process of claim 14 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example) further comprising decomposing the composite signal into a plurality of input signal values (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively).

Claim 18. The process of claim 14, (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example) wherein at least one of the input signals is a second composite signal (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively).

Claim 19. The process of claim 18 (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example) wherein the composite signal viewer displays the ordered set contained in the composite signal on a graphical user interface (GUI) (Paredis: pg. right column 3<sup>rd</sup> paragraph with figures 9 and 10).

Claim 20. The process of claim 19, (Paredis: pg. 2 and 3, Simulation Integrated with CAD; and Elanix: pgs. 23-25, 3.4 example) wherein the GUI is provided on an input/output device (Paredis: pg. 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10 and Elanix: pg. 12, section 2.0).

Claim 21. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, section 3.4 example, pg. 12, section 2.0): provide a plurality of blocks, each of the blocks representing functional entities; generate a plurality of output signal values from the plurality of blocks (Elanix: pg. 24); group the plurality of output signal values as an ordered set in a multiplexer as a first composite signal (Elanix: pgs 272-273, specifically figure E.7-1 block 10); and output the first composite signal (Elanix: pgs 272-273, specifically figure E.7-1 block 7).

Claim 22. The computer program product of claim 21 (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, section 3.4 example, pg.12, section 2.0) wherein the computer readable medium is a random access memory (RAM) (Elanix: pgs pg.12, section 2.0).

Claim 23. The computer program of claim 21 (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, 3.4 example, pg.12, section 2.0) wherein the computer readable medium is read only memory (ROM).

Claim 24. The computer program of claim 21 (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, section 3.4 example, pg.12, section 2.0) wherein the computer readable medium is hard disk drive.

Claim 25. A processor and a memory configured to: provide a plurality of blocks, each of the blocks representing functional entities; generate a plurality of output signal values from the plurality of blocks (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, 3.4 example, pg.12, section 2.0); group the plurality of output signal values as an ordered set in a multiplexer as a first

Art Unit: 2123

composite signal (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively); and output the first composite signal (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively).

Claim 26. The processor and memory of claim 25 (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, section 3.4 example, pg.12, section 2.0) wherein the processor and the memory are incorporated into a personal computer.

Claim 27. The processor and memory of claim 25 (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, section 3.4 example, pg.12, section 2.0) wherein the processor and the memory are incorporated into a network server residing in the Internet (Paredis: pg. 9, right column, lines 32-36).

Claim 28. The processor and memory of claim 25 (Paredis: pg. 2 and 3, Simulation Integrated with CAD, 10 right column 3<sup>rd</sup> paragraph with figures 9 and 10; and Elanix: pgs. 23-25, section 3.4 example, pg.12, section 2.0)

Art Unit: 2123

wherein the processor and the memory are incorporated into a single board computer.

Claim 29. A modeling process comprising: providing a plurality of blocks, each of the blocks representing a functional entity that generates one or more output signals (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4;and Elanix: pgs. 23-25, section 3.4 example); grouping the output signals as an ordered set in a multiplexer as a composite signal (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively); and outputting the composite signal(Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively).

Claim 30. The process of claim 29 (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4;and Elanix: pgs. 23-25, section 3.4 example) wherein the ordered set is a tree data structure.

Claim 31. The process of claim 30 (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4;and

Art Unit: 2123

Elanix: pgs. 23-25, section 3.4 example) wherein the tree data structure is a linked list.

Claim 32. The process of claim 29 (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4;and Elanix: pgs. 23-25, section 3.4 example) further comprising: providing a composite signal viewer (Elanix: pg 209); and viewing the ordered set in a graphical user interface executing in the composite signal viewer (Elanix: pg 209).

Claim 33. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4;and Elanix: pgs. 23-25, section 3.4 example with pg 209): provide a plurality of blocks, each of the blocks representing a functional entity that generates one or more output signal values; group the output signals as an ordered set in a multiplexer as a composite signal; and output the composite signal (Elanix: pgs 272-273 and pg. 209).

Claim 34. A processor and memory configured to provide a plurality of blocks, each of the blocks representing a functional entity that generates one or more

Art Unit: 2123

output signal values (Paredis: pg 6-7, right column, last paragraph and left column first paragraph, respectively with figure 4; and Elanix: pgs. 23-25, section 3.4 example with pg. 209 and pgs. 272-273); group the output signals as an ordered set in a multiplexer as a composite signal (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively); and output the composite signal (Elanix: pgs 272-273, specifically figure E.7-1 the output of block 7 is now the inputs of 1 and 2, the in-phase and quadrature signals, respectively).

### ***Correspondence Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mr. Tom Stevens whose telephone number is (703) 305-0365, Monday-Friday (8:00 am- 4:30 pm) or contact Supervisor Mr. Kevin Teska at (703) 305-9704. The fax number for the group is 703-872-9306.

Any inquires of general nature or relating to the status of this application should be directed to the Group receptionist whose phone number is (703) 305-3900.

September 8, 2004

THS



KEVIN J. TESKA  
SUPERVISORY  
PATENT EXAMINER